Abstract. This paper presents a new circuit topology of a phase-locked loop that can be used for synchronising a singlephase wind turbine generator (WTG) with the low voltage utility grid. The circuit is based on the time-delay digital tanlock loop (TDTL) architecture and was modelled and simulated using Simulink/MATLAB. The results presented demonstrate the ability of the circuit not only to synchronise a WTG with the grid, but also to re-gain synchronization following a sudden disturbance in the grid voltage. The simulated disturbances included a ramp and a multi-step change in the phase of the grid voltage waveform.
Introduction
Recent years have seen interest in renewable energy utilization increasing at a record rate [1] [2] . Due to the intermittent nature of renewable energy sources (RES), its utilization has, mainly, taken one of two forms: using a standalone system in which the ac load is connected to a "standalone" inverter energised from a battery bank, or by integrating the renewable energy into the low voltage grid using a "grid-tie" inverter [3, 4] . However, connecting a renewable energy (RE) generator such as a wind turbine generator (WTG) to the grid may induce unwanted effects on the grid voltage such as harmonic distortion. In order to regulate the connection and integration of an RE generator with the grid, certain regulations have been put forward by regulatory bodies such as the IEC (International Electrotechnical Commission) and the IEEE [5, 6] . Prior to connecting an RE generator, or any generator for that matter, the generator voltage must be synchronised with the grid voltage. To achieve such synchronization, circuits based on the implementation of some form of the ubiquitous phase-locked loop technique have been reported in the literature [7] [8] [9] . Generally, these are analogue circuits and therefore, their working life and functionality are fairly dependent upon component tolerances and aging. In this paper, a new digital circuit topology for synchronising a single-phase wind turbine generator with the grid is presented. The circuit which is based on the time delay digital tanlock loop (TDTL) [10, 11] not only synchronises a WTG to the grid, but also re-establishes synchronization whenever it is lost such as after a sudden perturbation in the phase of the grid voltage. Essentially, the circuit consists of two TDTL loops as depicted in Fig. 1 . The upper loop is a second order loop through which synchronization is achieved and is used to drive the lower first order TDTL loop. Therefore, the system will be referred to as TDTL with dual input (TDTL-DI). The lower arctan phase detector produces an error signal that is proportional to the phase difference between the DCO (digital controlled oscillator) output and the grid voltage. This error is corrected by the upper loop. Mathematical analysis and modelling of the proposed circuit along with results of its testing are presented. 
System Analysis
where A is the input signal amplitude and ( ) x t of the input "incoming" signal which is generated due to the delay may be expressed as
As both signals; the incoming signal and the phase shifted version pass through sample and hold blocks, as illustrated in Fig. 1 , sampled versions of both continuous signals (1) and (2) may be expressed as in (3) and (4) respectively
and ( ) ( )
where
where t(k) is the elapsed time up to the k th sampling instant. The sampling interval between the sampling instants ( ) t k and ( 1) t k − is given by 
As a result both ( ) y k and ( ) x k can be written as ( )
and Fig. 1 Block diagram of the proposed system TDTL-DI.
Therefore, the phase error between the incoming signal and the DCO output signal can be defined as
Both (7) and (8) can be expressed in terms of the above phase error as
and
Hence, the loop error signal ( ) e k produced by the phase detector can be expressed as 
Λ = ∆
Due to the nonlinearity produced by the variation in the phase shift ψ which depends on the incoming signal frequency, the system difference equation cannot be solved by using the Z-transform to find the locking range as was the case for the digital tanlock loop (DTL) [12] . Therefore, the difference equation was solved numerically using the fixed point theorem [12] [13] [14] as in the case applied to the zero-crossing digital phase lock loop [12, 15, 16] . (13) and (14), the system difference equation of the second order TDTL can be derived as
Following the procedure presented in [12, 15, 16] with a fixed point analysis as in the second order TDTL, the locking range is given by The digital filter of the lower loop is simply a gain block 2 G .Therefore, the produced loop gain is
This modifies the second order TDTL system difference equation (15) as
If there is no phase shift initially, the phase difference will be zero and consequently the loop gain is
On the other hand, when a phase step is applied to the input a phase error 1( ) e k is generated. Consequently the loop gain ' 2 K will be included in (17) and corrected by the first second order TDTL loop, as a result the signal ( ) y t will synchronised with the grid i.e. with 1( ) y t .
Results
The proposed synchronization system depicted in Fig. 1 was tested by applying a consecutive ramp phase and multiple phase steps as shown in Fig. 2 and Fig. 3 respectively. Fig. 2 shows the phase error response and the phase plane showing that the phase error goes to zero. For the consecutive phase steps test of Fig. 3(a) , the phase error and phase plane are shown in Fig. (3b) and (3c) respectively. Again it is evident that the system was successful in achieving synchronization between the grid and the WTG generator. Fig. 2(a) . Input ramp phase steps. 
Conclusions
A digital phase-locked loop circuit topology based on the time delay digital tanlock loop (TDTL) has been presented. The circuit was simulated and tested using Simulink/Matalb. The circuit was able to synchronise a generator with the grid and re-establish synchronization when the grid voltage was subjected to different perturbations. The results of testing the circuit when the grid voltage was disturbed by applying a sequence of consecutive ramp phase and multiple phase steps were presented. In each case the system took less than 10 ms to achieve synchronization.
